Clock period minimization with wave pipelining

Donald A. Joy, Maciej J. Ciesielski. Clock period minimization with wave pipelining. IEEE Trans. on CAD of Integrated Circuits and Systems, 12(4):461-472, 1993. [doi]

Abstract

Abstract is missing.