Min-Rank Conjecture for Log-Depth Circuits

Stasys Jukna, Georg Schnitger. Min-Rank Conjecture for Log-Depth Circuits. Electronic Colloquium on Computational Complexity (ECCC), 16:8, 2009. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.