An efficient bit-level systolic cell design for finite ring digital signal processing applications

Graham A. Jullien, P. D. Bird, J. T. Carr, M. Taheri, William C. Miller. An efficient bit-level systolic cell design for finite ring digital signal processing applications. VLSI Signal Processing, 1(3):189-207, 1989. [doi]

Abstract

Abstract is missing.