Prediction of interconnect delay in logic synthesis - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Horng-Fei Jyu, Sharad Malik. Prediction of interconnect delay in logic synthesis. In 1995 European Design and Test Conference, ED&TC 1995, Paris, France, March 6-9, 1995. pages 411-417, IEEE Computer Society, 1995. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL