Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array

Lukasz A. Kadlubowski, Piotr Kmon. Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array. In Muhammad Shafique 0001, Andreas Steininger, Lukás Sekanina, Milos Krstic, Goran Stojanovic, Vojtech Mrazek, editors, 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, DDECS 2021, Vienna, Austria, April 7-9, 2021. pages 137-140, IEEE, 2021. [doi]

Authors

Lukasz A. Kadlubowski

This author has not been identified. Look up 'Lukasz A. Kadlubowski' in Google

Piotr Kmon

This author has not been identified. Look up 'Piotr Kmon' in Google