A Transaction Processing Architecture for Effective Load Balancing Utilizing High Speed Bus

Tetsuro Kakeshita, Susumu Kubo. A Transaction Processing Architecture for Effective Load Balancing Utilizing High Speed Bus. In CODAS. pages 376-379, 1996.

Authors

Tetsuro Kakeshita

This author has not been identified. Look up 'Tetsuro Kakeshita' in Google

Susumu Kubo

This author has not been identified. Look up 'Susumu Kubo' in Google