A Transaction Processing Architecture for Effective Load Balancing Utilizing High Speed Bus

Tetsuro Kakeshita, Susumu Kubo. A Transaction Processing Architecture for Effective Load Balancing Utilizing High Speed Bus. In CODAS. pages 376-379, 1996.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.