A wide output range, mismatch tolerant Sigma Delta DAC for digital PLL in 90nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Anant S. Kamath, Biman Chattopadhyay. A wide output range, mismatch tolerant Sigma Delta DAC for digital PLL in 90nm CMOS. In 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea (South), May 20-23, 2012. pages 69-72, IEEE, 2012. [doi]

This author has not been identified. Look up 'Anant S. Kamath' in GoogleThis author has not been identified. Look up 'Biman Chattopadhyay' in Google

runs on WebDSL