A 100-MS/s 4-MHz Bandwidth 77.3-dB SNDR ΔΣ ADC with a Triple Sampling Technique

Yusuke Kanazawa, Yoshihisa Fujimoto, Pascal Lo Ré, Michael M. Miyamoto. A 100-MS/s 4-MHz Bandwidth 77.3-dB SNDR ΔΣ ADC with a Triple Sampling Technique. In Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006, DoubleTree Hotel, San Jose, California, USA, September 10-13, 2006. pages 53-56, IEEE, 2006. [doi]

Authors

Yusuke Kanazawa

This author has not been identified. Look up 'Yusuke Kanazawa' in Google

Yoshihisa Fujimoto

This author has not been identified. Look up 'Yoshihisa Fujimoto' in Google

Pascal Lo Ré

This author has not been identified. Look up 'Pascal Lo Ré' in Google

Michael M. Miyamoto

This author has not been identified. Look up 'Michael M. Miyamoto' in Google