Interconnect Estimation for FPGAs under Timing Driven Domains - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

PariVallal Kannan, Dinesh Bhatia. Interconnect Estimation for FPGAs under Timing Driven Domains. In 21st International Conference on Computer Design (ICCD 2003),VLSI in Computers and Processors, 13-15 October 2003, San Jose, CA, USA, Proceedings. pages 344-349, IEEE Computer Society, 2003. [doi]

This author has not been identified. Look up 'PariVallal Kannan' in GoogleThis author has not been identified. Look up 'Dinesh Bhatia' in Google

runs on WebDSL