Low power noise immune node voltage comparison keeper design for high speed architectures

R. Kannan, R. Rangarajan. Low power noise immune node voltage comparison keeper design for high speed architectures. Microprocessors and Microsystems, 77:103192, 2020. [doi]

Authors

R. Kannan

This author has not been identified. Look up 'R. Kannan' in Google

R. Rangarajan

This author has not been identified. Look up 'R. Rangarajan' in Google