Low power noise immune node voltage comparison keeper design for high speed architectures

R. Kannan, R. Rangarajan. Low power noise immune node voltage comparison keeper design for high speed architectures. Microprocessors and Microsystems, 77:103192, 2020. [doi]

Abstract

Abstract is missing.