Shrirang K. Karandikar, Sachin S. Sapatnekar. Fast estimation of area-delay trade-offs in circuit sizing. In International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan. pages 3575-3578, IEEE, 2005. [doi]
Abstract is missing.