State Assignment for Realizing Modular Input-Free Sequential Logical Networks Without Invertors

Svetlana P. Kartashev. State Assignment for Realizing Modular Input-Free Sequential Logical Networks Without Invertors. J. Comput. Syst. Sci., 7(5):522-542, 1973.

Authors

Svetlana P. Kartashev

This author has not been identified. Look up 'Svetlana P. Kartashev' in Google