State Assignment for Realizing Modular Input-Free Sequential Logical Networks Without Invertors

Svetlana P. Kartashev. State Assignment for Realizing Modular Input-Free Sequential Logical Networks Without Invertors. J. Comput. Syst. Sci., 7(5):522-542, 1973.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.