An asynchronous architecture for digital signal processors

M. R. Karthikeyan, Soumitra Kumar Nandy. An asynchronous architecture for digital signal processors. In European Design and Test Conference (ED&TC 97), Paris, France, 17-20 March 1997. pages 615, IEEE, 1997. [doi]

Abstract

Abstract is missing.