Implementation of a high-speed low-power 32-bit adder in 70nm technology

F. Kashfi, Seid Mehdi Fakhraie. Implementation of a high-speed low-power 32-bit adder in 70nm technology. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

Abstract

Abstract is missing.