Evaluating architecture and compiler design through static loop analysis

Yuriy Kashnikov, Pablo de Oliveira Castro, Emmanuel Oseret, William Jalby. Evaluating architecture and compiler design through static loop analysis. In International Conference on High Performance Computing & Simulation, HPCS 2013, Helsinki, Finland, July 1-5, 2013. pages 535-544, IEEE, 2013. [doi]

Authors

Yuriy Kashnikov

This author has not been identified. Look up 'Yuriy Kashnikov' in Google

Pablo de Oliveira Castro

This author has not been identified. Look up 'Pablo de Oliveira Castro' in Google

Emmanuel Oseret

This author has not been identified. Look up 'Emmanuel Oseret' in Google

William Jalby

This author has not been identified. Look up 'William Jalby' in Google