Hardware architecture for the fast pattern matching

Jan Kastil, Vlastimil Kosar, Jan Korenek. Hardware architecture for the fast pattern matching. In Lukás Sekanina, Görschwin Fey, Jaan Raik, Snorre Aunet, Richard Ruzicka, editors, 16th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, DDECS 2013, Karlovy Vary, Czech Republic, April 8-10, 2013. pages 120-123, IEEE Computer Society, 2013. [doi]

Abstract

Abstract is missing.