Power efficient synchronous counter design

Raghava Katreepalli, Themistoklis Haniotakis. Power efficient synchronous counter design. Computers & Electrical Engineering, 75:288-300, 2019. [doi]

Authors

Raghava Katreepalli

This author has not been identified. Look up 'Raghava Katreepalli' in Google

Themistoklis Haniotakis

This author has not been identified. Look up 'Themistoklis Haniotakis' in Google