Power efficient synchronous counter design

Raghava Katreepalli, Themistoklis Haniotakis. Power efficient synchronous counter design. Computers & Electrical Engineering, 75:288-300, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.