An FPGA Implementation for a Flexible-Length-Arithmetic Processor Employing the FDFM Processor Core Approach

Tatsuya Kawamoto, Xin Zhou, Jacir Luiz Bordim, Yasuaki Ito, Koji Nakano. An FPGA Implementation for a Flexible-Length-Arithmetic Processor Employing the FDFM Processor Core Approach. IEICE Transactions, 99-D(12):2901-2910, 2016. [doi]

Authors

Tatsuya Kawamoto

This author has not been identified. Look up 'Tatsuya Kawamoto' in Google

Xin Zhou

This author has not been identified. Look up 'Xin Zhou' in Google

Jacir Luiz Bordim

This author has not been identified. Look up 'Jacir Luiz Bordim' in Google

Yasuaki Ito

This author has not been identified. Look up 'Yasuaki Ito' in Google

Koji Nakano

This author has not been identified. Look up 'Koji Nakano' in Google