A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS ICs

Ming-Dou Ker, Hun-Hsien Chang, Chung-Yu Wu. A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS ICs. J. Solid-State Circuits, 32(1):38-51, 1997. [doi]

Authors

Ming-Dou Ker

This author has not been identified. Look up 'Ming-Dou Ker' in Google

Hun-Hsien Chang

This author has not been identified. Look up 'Hun-Hsien Chang' in Google

Chung-Yu Wu

This author has not been identified. Look up 'Chung-Yu Wu' in Google