An efficient net ordering algorithm for buffer insertion

Hamid Reza Kheirabadi, Morteza Saheb Zamani. An efficient net ordering algorithm for buffer insertion. In Hai Zhou, Enrico Macii, Zhiyuan Yan, Yehia Massoud, editors, Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, Stresa, Lago Maggiore, Italy, March 11-13, 2007. pages 521-524, ACM, 2007. [doi]

Authors

Hamid Reza Kheirabadi

This author has not been identified. Look up 'Hamid Reza Kheirabadi' in Google

Morteza Saheb Zamani

This author has not been identified. Look up 'Morteza Saheb Zamani' in Google