Performance optimization by gate sizing and path sensitization

Juho Kim, David Hung-Chang Du. Performance optimization by gate sizing and path sensitization. IEEE Trans. on CAD of Integrated Circuits and Systems, 17(5):459-462, 1998. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.