Delay fault testing of IP-based designs via symbolic path modeling

Hyungwon Kim, John P. Hayes. Delay fault testing of IP-based designs via symbolic path modeling. IEEE Trans. VLSI Syst., 9(5):661-678, 2001. [doi]

Abstract

Abstract is missing.