The following publications are possibly variants of this publication:
- A Differential Flip-Flop With Static Contention-Free Characteristics in 28 nm for Low-Voltage, Low-Power ApplicationsGicheol Shin, Eunyoung Lee, Jongmin Lee, Yongmin Lee, Yoonmyung Lee. jssc, 58(5):1496-1504, May 2023. [doi]
- A Static Contention-Free Differential Flip-Flop in 28nm for Low-Voltage, Low-Power ApplicationsGicheol Shin, Eunyoung Lee, Jongmin Lee, Yongmin Lee, Yoonmyung Lee. cicc 2020: 1-4 [doi]
- An Ultra-Low-Power Fully-Static Contention-Free Flip-Flop With Complete Redundant Clock Transition and Transistor EliminationGicheol Shin, Eunyoung Lee, Jongmin Lee, Yongmin Lee, Yoonmyung Lee. jssc, 56(10):3039-3048, 2021. [doi]
- A 0.4-V, 0.138-fJ/Cycle Single-Phase-Clocking Redundant-Transition-Free 24T Flip-Flop With Change-Sensing Scheme in 40-nm CMOSVan Loi Le, Juhui Li, Alan Chang, Tony Tae-Hyoung Kim. jssc, 53(10):2806-2817, 2018. [doi]
- A Static Contention-Free Dual-Edge-Triggered Flip-Flop with Redundant Internal Node Transition Elimination for Ultra-Low-Power ApplicationsSekeon Kim, Keonhee Cho, Kyeongrim Baek, Hyunjun Kim, Younmee Bae, Mijung Kim, Dongwook Seo, Sangyeop Baeck, Sungjae Lee, Seong-Ook Jung. vlsit 2023: 1-2 [doi]