The following publications are possibly variants of this publication:
- Razor-Lite: A Light-Weight Register for Error Detection by Observing Virtual Supply RailsInyong Kwon, Seongjong Kim, David Fick, MyungBo Kim, Yen-Po Chen, Dennis Sylvester. jssc, 49(9):2054-2066, 2014. [doi]
- A 0.1pJ/b 5-to-10Gb/s charge-recycling stacked low-power I/O for on-chip signaling in 45nm CMOS SOIYong Liu, Ping-Hsuan Hsieh, Seongwon Kim, Jae-sun Seo, Robert K. Montoye, Leland Chang, José A. Tierno, Daniel J. Friedman. isscc 2013: 400-401 [doi]
- Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and CorrectionMatthew Fojtik, David Fick, Yejoong Kim, Nathaniel Ross Pinckney, David Money Harris, David Blaauw, Dennis Sylvester. jssc, 48(1):66-81, 2013. [doi]