Contention-Free High-Speed Clock-Gate based on Set/Reset Latch for Wide Voltage Scaling - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Min-Su Kim, Ah-Reum Kim, Yong-geol Kim, Chunghee Kim, Dong-Yeop Kim, Jong Woo Kim, Daeseong Lee, Hyun Lee, Jungyul Pyo, Youngmin Shin, Jae Cheol Son. Contention-Free High-Speed Clock-Gate based on Set/Reset Latch for Wide Voltage Scaling. In IEEE International Symposium on Circuits and Systems, ISCAS 2018, 27-30 May 2018, Florence, Italy. pages 1-5, IEEE, 2018. [doi]

This author has not been identified. Look up 'Min-Su Kim' in GoogleThis author has not been identified. Look up 'Ah-Reum Kim' in GoogleThis author has not been identified. Look up 'Yong-geol Kim' in GoogleThis author has not been identified. Look up 'Chunghee Kim' in GoogleThis author has not been identified. Look up 'Dong-Yeop Kim' in GoogleThis author has not been identified. Look up 'Jong Woo Kim' in GoogleThis author has not been identified. Look up 'Daeseong Lee' in GoogleThis author has not been identified. Look up 'Hyun Lee' in GoogleThis author has not been identified. Look up 'Jungyul Pyo' in GoogleThis author has not been identified. Look up 'Youngmin Shin' in GoogleThis author has not been identified. Look up 'Jae Cheol Son' in Google

runs on WebDSL