Contention-Free High-Speed Clock-Gate based on Set/Reset Latch for Wide Voltage Scaling

Min-Su Kim, Ah-Reum Kim, Yong-geol Kim, Chunghee Kim, Dong-Yeop Kim, Jong Woo Kim, Daeseong Lee, Hyun Lee, Jungyul Pyo, Youngmin Shin, Jae Cheol Son. Contention-Free High-Speed Clock-Gate based on Set/Reset Latch for Wide Voltage Scaling. In IEEE International Symposium on Circuits and Systems, ISCAS 2018, 27-30 May 2018, Florence, Italy. pages 1-5, IEEE, 2018. [doi]

Abstract

Abstract is missing.