Architectural Support for Mitigating Row Hammering in DRAM Memories

Dae-Hyun Kim, Prashant J. Nair, Moinuddin K. Qureshi. Architectural Support for Mitigating Row Hammering in DRAM Memories. Computer Architecture Letters, 14(1):9-12, 2015. [doi]

Authors

Dae-Hyun Kim

This author has not been identified. Look up 'Dae-Hyun Kim' in Google

Prashant J. Nair

This author has not been identified. Look up 'Prashant J. Nair' in Google

Moinuddin K. Qureshi

This author has not been identified. Look up 'Moinuddin K. Qureshi' in Google