Mutsumi Kimura, Satoshi Inoue, Tatsuya Shimoda. Table look-up model of thin-film transistors for circuit simulationusing spline interpolation with transformation by y=x+log(x). IEEE Trans. on CAD of Integrated Circuits and Systems, 21(9):1101-1104, 2002. [doi]
Abstract is missing.