D. J. Kinniment, Albert Koelmans. Modelling and Verification of Timing Conditions with the Boyer Moore Prover. In Victoria Stavridou, Thomas F. Melham, Raymond T. Boute, editors, Theorem Provers in Circuit Design, Proceedings of the IFIP TC10/WG 10.2 International Conference on Theorem Provers in Circuit Design: Theory, Practice and Experience, Nijmegen, The Netherlands, 22-24 June 1992, Proceedings. Volume A-10 of IFIP Transactions, pages 111-127, North-Holland, 1992.
@inproceedings{KinnimentK92,
title = {Modelling and Verification of Timing Conditions with the Boyer Moore Prover},
author = {D. J. Kinniment and Albert Koelmans},
year = {1992},
researchr = {https://researchr.org/publication/KinnimentK92},
cites = {0},
citedby = {0},
pages = {111-127},
booktitle = {Theorem Provers in Circuit Design, Proceedings of the IFIP TC10/WG 10.2 International Conference on Theorem Provers in Circuit Design: Theory, Practice and Experience, Nijmegen, The Netherlands, 22-24 June 1992, Proceedings},
editor = {Victoria Stavridou and Thomas F. Melham and Raymond T. Boute},
volume = {A-10},
series = {IFIP Transactions},
publisher = {North-Holland},
isbn = {0-444-89686-4},
}