D. J. Kinniment - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 22 from 22

2004

Design of Sub-10-Picoseconds On-Chip Time Measurement CircuitM. A. Abas, Gordon Russell, D. J. Kinniment. date 2004: 804-809 [doi]

Low Latency Synchronization Through SpeculationD. J. Kinniment, Alexandre Yakovlev. patmos 2004: 278-288 [doi]

2003

On-chip structures for timing measurement and testD. J. Kinniment, Oleh V. Maevsky, Alexandre V. Bystrov, Gordon Russell, Alexandre Yakovlev. mam, 27(9):473-483, 2003. [doi]

2002

On-Chip Structures for Timing Measurements and TestD. J. Kinniment, Oleh V. Maevsky, Gordon Russell, Alexandre Yakovlev, Alexandre V. Bystrov. async 2002: 190 [doi]

Analysis of the oscillation problem in tri-flopsOleh V. Maevsky, D. J. Kinniment, Alexandre Yakovlev, Alexandre V. Bystrov. iscas 2002: 381-384 [doi]

2000

Priority ArbitersAlexandre V. Bystrov, D. J. Kinniment, Alexandre Yakovlev. async 2000: 128-137 [doi]

Asynchronous Communication Mechanisms Using Self-Timed CircuitsFei Xia, Alexandre Yakovlev, Delong Shang, Alexandre V. Bystrov, Albert Koelmans, D. J. Kinniment. async 2000: 150 [doi]

1999

A statechart based HW/SW codesign systemI. D. Bates, E. Graeme Chester, D. J. Kinniment. codes 1999: 162-166 [doi]

1998

Towards Asynchronous A-D ConversionD. J. Kinniment, Alexandre Yakovlev, Fei Xia, B. Gao. async 1998: 206-215 [doi]

1996

1992

Modelling and Verification of Timing Conditions with the Boyer Moore ProverD. J. Kinniment, Albert Koelmans. tpcd 1992: 111-127

SIMSTRICT: A Behavioural Simulator for Use with the STRICT Hardware Description Language (Short Note)A. P. Robson, D. J. Kinniment. cj, 35(6):651-654, 1992.

1991

Correct interactive transformational synthesis of DSP hardwareFrank P. Burns, D. J. Kinniment, Albert Koelmans. eurodac 1991: 16-21 [doi]

1984

A recursive design methodology for VLSI: Theory and exampleH. C. Yung, C. R. Allen, H. K. E. Liesenberg, D. J. Kinniment. integration, 2(3):213-225, 1984. [doi]

1983

An autolayout system for a hierarchical i.c. design environmentH. K. E. Liesenberg, D. J. Kinniment. integration, 1(2-3):107-119, 1983. [doi]

1978

A Design Language for Asynchronous LogicA. K. Burston, D. J. Kinniment, Hilary J. Kahn. cj, 21(4):347-354, 1978.

1971

An Experimental Paging UnitSimon H. Lavington, D. J. Kinniment, Alan E. Knowles. cj, 14(1):55-60, 1971.

1968

Associative memories in large computer systems ::::and:::: An integrated associateve memory matrixDavid Aspinall II, D. J. Kinniment, David B. G. Edwards. ifip 1968: 796-800

Sign in or sign up to see more results.

runs on WebDSL