Efficient Use of Hardware Transactional Memory for Parallel Mesh Generation - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tetsu Kobayashi, Shigeyuki Sato, Hideya Iwasaki. Efficient Use of Hardware Transactional Memory for Parallel Mesh Generation. In 44th International Conference on Parallel Processing, ICPP 2015, Beijing, China, September 1-4, 2015. pages 600-609, IEEE Computer Society, 2015. [doi]

This author has not been identified. Look up 'Tetsu Kobayashi' in GoogleThis author has not been identified. Look up 'Shigeyuki Sato' in GoogleThis author has not been identified. Look up 'Hideya Iwasaki' in Google

runs on WebDSL