Tetsu Kobayashi, Shigeyuki Sato, Hideya Iwasaki. Efficient Use of Hardware Transactional Memory for Parallel Mesh Generation. In 44th International Conference on Parallel Processing, ICPP 2015, Beijing, China, September 1-4, 2015. pages 600-609, IEEE Computer Society, 2015. [doi]
No references recorded for this publication.
No citations of this publication recorded.