Low-ESL (<1 pH @ 8.5 GHz) Multi-Terminal Si Capacitor Embedded in 3D Functional Interposer for Power Delivery Network - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Kyosuke Kobinata, Tatsuya Funaki, Yoshiaki Satake, Hitoshi Matsuno, Seiji Hidaka, Shunsuke Abe, Hiroyuki Ito, Chih-Cheng Hsiao, Sheng-Yi Li, Young-Suk Kim, Takayuki Ohba. Low-ESL (<1 pH @ 8.5 GHz) Multi-Terminal Si Capacitor Embedded in 3D Functional Interposer for Power Delivery Network. In IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), Honolulu, HI, USA, June 12-17, 2022. pages 385-386, IEEE, 2022. [doi]

This author has not been identified. Look up 'Kyosuke Kobinata' in GoogleThis author has not been identified. Look up 'Tatsuya Funaki' in GoogleThis author has not been identified. Look up 'Yoshiaki Satake' in GoogleThis author has not been identified. Look up 'Hitoshi Matsuno' in GoogleThis author has not been identified. Look up 'Seiji Hidaka' in GoogleThis author has not been identified. Look up 'Shunsuke Abe' in GoogleThis author has not been identified. Look up 'Hiroyuki Ito' in GoogleThis author has not been identified. Look up 'Chih-Cheng Hsiao' in GoogleThis author has not been identified. Look up 'Sheng-Yi Li' in GoogleThis author has not been identified. Look up 'Young-Suk Kim' in GoogleThis author has not been identified. Look up 'Takayuki Ohba' in Google

runs on WebDSL