Peter M. Kogge, Toshio Sunaga, Hisatada Miyataka, Koji Kitamura, Eric Retter. Combined DRAM and logic chip for massively parallel systems. In 16th Conference on Advanced Research in VLSI (ARVLSI 95), March 27-29, 1995, Chapel Hill, North Carolina, USA. pages 4-16, IEEE Computer Society, 1995. [doi]
No references recorded for this publication.
No citations of this publication recorded.