The following publications are possibly variants of this publication:
- Protograph QC-LDPC and Rate-Adaptive Polar Codes Design for MLC NAND Flash MemoriesLingjun Kong, Yahui Liu, Haiyang Liu, Shengmei Zhao. access, 7:37131-37140, 2019. [doi]
- Rate-Adaptive Protograph LDPC Codes for Multi-Level-Cell NAND Flash MemoryPingping Chen, Kui Cai, Shi Zheng. icl, 22(6):1112-1115, 2018. [doi]
- Revisiting wear leveling design on compression applied 3D NAND flash memory: work-in-progressYejia Di, Liang Shi, Congming Gao, Qiao Li, Chun Jason Xue. codes 2018: 10 [doi]
- Cycle count accurate memory modeling in system level designYi-Len Lo, Mao Lin Li, Ren-Song Tsay. codes 2009: 287-294 [doi]
- Realizing erase-free SLC flash memory with rewritable programming designYu-Ming Chang, Yung-Chun Li, Ping-Hsien Lin, Hsiang-Pang Li, Yuan-Hao Chang. codes 2016: [doi]
- A PV aware data placement scheme for read performance improvement on LDPC based flash memory: work-in-progressQiao Li, Liang Shi, Yejia Di, Yajuan Du, Kaijie Wu 0001, Chun Jason Xue, Qingfeng Zhuge, Edwin Hsing-Mean Sha. codes 2017: [doi]
- A disturbance-aware sub-block design to improve reliability of 3D MLC flash memoryHung-Sheng Chang, Yuan-Hao Chang, Tei-Wei Kuo, Yu-Ming Chang, Hsiang-Pang Li. codes 2016: [doi]