Yield and performance enhancement through redundancy in VLSI and WSI multiprocessor systems

Israel Koren, Dhiraj K. Pradhan. Yield and performance enhancement through redundancy in VLSI and WSI multiprocessor systems. Proceedings of the IEEE, 74(5):699-711, 1986. [doi]

Abstract

Abstract is missing.