The following publications are possibly variants of this publication:
- Distributed clock generator for synchronous SoC using ADPLL networkEldar Zianbetov, Dimitri Galayko, François Anceau, Mohammad Javidan, C. Shan, O. Billoint, Anton Korniienko, Éric Colinet, Gérard Scorletti, J. M. Akrea, Jérôme Juillard. cicc 2013: 1-4 [doi]
- FPGA prototyping of large reconfigurable ADPLL network for distributed clock generationChuan Shan, Eldar Zianbetov, Weiqiang Yu, François Anceau, Olivier Billoint, Dimitri Galayko. reconfig 2013: 1-6 [doi]
- FPGA implementation of reconfigurable ADPLL network for distributed clock generationC. Shan, Eldar Zianbetov, Mohammad Javidan, François Anceau, Mehdi Terosiet, Sylvain Feruglio, Dimitri Galayko, Olivier Romain, Éric Colinet, Jérôme Juillard. fpt 2011: 1-4 [doi]