Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits

Harish Kriplani, Farid N. Najm, Ibrahim N. Hajj. Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits. In ISCAS. pages 435-438, 1994.

Abstract

Abstract is missing.