Kyle Kuan, Tosiron Adegbija. Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design. IEEE Trans. on CAD of Integrated Circuits and Systems, 39(6):1328-1339, 2020. [doi]
No references recorded for this publication.
No citations of this publication recorded.