Minimizing clock domain crossing in Network on Chip interconnect - researchr publication

researchr

You are not signed in
Sign in
Sign up

Parag Kulkarni, Puneet Gupta, Rudy Beraha. Minimizing clock domain crossing in Network on Chip interconnect. In Fifteenth International Symposium on Quality Electronic Design, ISQED 2014, Santa Clara, CA, USA, March 3-5, 2014. pages 292-299, IEEE, 2014. [doi]

Abstract is missing.

runs on WebDSL