Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Akhilesh Kumar, Mohab Anis. FPGA Design for Timing Yield Under Process Variations. IEEE Trans. VLSI Syst., 18(3):423-435, 2010. [doi]
Abstract is missing.