Allocating Physically Aware Embedded Memory Test & Repair Processor using Floorplan Info at the RTL Design Level - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Vinay Kumar, Bhrugurajsinh Chudasama, Bin B. W. Wang, Manish Arora, Bharath Shankaranarayanan. Allocating Physically Aware Embedded Memory Test & Repair Processor using Floorplan Info at the RTL Design Level. In 41st IEEE VLSI Test Symposium, VTS 2023, San Diego, CA, USA, April 24-26, 2023. pages 1-4, IEEE, 2023. [doi]

This author has not been identified. Look up 'Vinay Kumar' in GoogleThis author has not been identified. Look up 'Bhrugurajsinh Chudasama' in GoogleThis author has not been identified. Look up 'Bin B. W. Wang' in GoogleThis author has not been identified. Look up 'Manish Arora' in GoogleThis author has not been identified. Look up 'Bharath Shankaranarayanan' in Google

runs on WebDSL