Relaxation Based Circuit Simulation Acceleration over CPU-FPGA

Vinay B. Y. Kumar, Kulshreshth Dhiman, Mandar Datar, Akash Pacharne, H. Narayanan, Sachin B. Patkar. Relaxation Based Circuit Simulation Acceleration over CPU-FPGA. In 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, VLSID 2016, Kolkata, India, January 4-8, 2016. pages 409-414, IEEE Computer Society, 2016. [doi]

Authors

Vinay B. Y. Kumar

This author has not been identified. Look up 'Vinay B. Y. Kumar' in Google

Kulshreshth Dhiman

This author has not been identified. Look up 'Kulshreshth Dhiman' in Google

Mandar Datar

This author has not been identified. Look up 'Mandar Datar' in Google

Akash Pacharne

This author has not been identified. Look up 'Akash Pacharne' in Google

H. Narayanan

This author has not been identified. Look up 'H. Narayanan' in Google

Sachin B. Patkar

This author has not been identified. Look up 'Sachin B. Patkar' in Google