A Simulation Based Buffer Sizing Algorithm for Network on Chips

Anish S. Kumar, M. Pawan Kumar, Srinivasan Murali, V. Kamakoti, Luca Benini, Giovanni De Micheli. A Simulation Based Buffer Sizing Algorithm for Network on Chips. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011, 4-6 July 2011, Chennai, India. pages 206-211, IEEE Computer Society, 2011. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.