Design space exploration and power optimization of STT MRAM using trimmed fin Asymmetric FinFET

Ashok Kumar, Jagadish Rajpoot, Shivam Verma. Design space exploration and power optimization of STT MRAM using trimmed fin Asymmetric FinFET. Microelectronics Journal, 149:106238, 2024. [doi]

Authors

Ashok Kumar

This author has not been identified. Look up 'Ashok Kumar' in Google

Jagadish Rajpoot

This author has not been identified. Look up 'Jagadish Rajpoot' in Google

Shivam Verma

This author has not been identified. Look up 'Shivam Verma' in Google