A comparative study on formal verification techniques to verify large integer multiplier circuits

Jitendra Kumar, Asutosh Srivastava, Masahiro Fujita 0004. A comparative study on formal verification techniques to verify large integer multiplier circuits. Integration, 107:102606, 2026. [doi]

Authors

Jitendra Kumar

This author has not been identified. Look up 'Jitendra Kumar' in Google

Asutosh Srivastava

This author has not been identified. Look up 'Asutosh Srivastava' in Google

Masahiro Fujita 0004

This author has not been identified. Look up 'Masahiro Fujita 0004' in Google